

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	10696	((326/30) or (326/86) or (327/108) or (327/109) or (327/333) or (327/334) or (327/519) or (365/185.23) or (365/185.24) or (365/185.25) or (365/189.09) or (365/189.11) or (365/228) or (711/104)).CCLS.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/04/07 11:22
L2	135	1 and (drive adj strength)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/04/07 11:25
L3	8	1 and (drive adj strength) and adder	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/04/07 11:26
L4	163	(drive adj strength) and adder	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/04/07 11:27
L5	3	(drive adj strength) with adder	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/04/07 11:38
L6	1168	(drive adj strength)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/04/07 11:38
L7	37	(drive adj strength) and (memory adj (type or kind or class or group or species or genus))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/04/07 12:13

 **PORTAL**
US Patent & Trademark Office

Subscribe (Full Service) Register (Limited Service, Free) Login
 Search: The ACM Digital Library The Guide
 +adder, +drive +strength, +memory

THE ACM DIGITAL LIBRARY

 [Feedback](#) [Report a problem](#) [Satisfaction survey](#)

Terms used adder drive strength memory

Found 57 of 153,034

Sort results by relevance Save results to a Binder
 Search Tips
 Display results expanded form Open results in a new window

Try an [Advanced Search](#)
 Try this search in [The ACM Guide](#)

Results 1 - 20 of 57

Result page: [1](#) [2](#) [3](#) [next](#)Relevance scale **1 Low load latency through sum-addressed memory (SAM)**

William L. Lynch, Gary Lauterbach, Joseph I. Chamdani

April 1998 **ACM SIGARCH Computer Architecture News , Proceedings of the 25th annual international symposium on Computer architecture**, Volume 26 Issue 3Full text available:  [pdf\(940.38 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#) Publisher Site

Load latency contributes significantly to execution time. Because most cache accesses hit, cache-hit latency becomes an important component of expected load latency. Most modern microprocessors have base+offset addressing loads; thus effective cache-hit latency includes an addition as well as the RAM access. This paper introduces a new technique used in the UltraSPARC III microprocessor, Sum-Addressed Memory (SAM), which performs true addition using the decoder of the RAM array, with very low lat ...

2 Equivalence verification: Automated equivalence checking of switch level circuits

Simon Jolly, Atanas Parashkevov, Tim McDougall

June 2002 **Proceedings of the 39th conference on Design automation**Full text available:  [pdf\(220.14 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

A chip that is required to meet strict operating criteria in terms of speed, power, or area is commonly custom designed at the switch level. Traditional techniques for verifying these designs, based on simulation, are expensive in terms of resources and cannot completely guarantee correct operation. Formal verification methods, on the other hand, provide for a complete proof of correctness, and require less effort to setup. This paper presents Motorola's Switch Level Verification (SLV) tool, whi ...

Keywords: MOS circuits, VLSI design, custom design, equivalence checking, formal verification, switch level analysis

3 System architectures for computer music

John W. Gordon

June 1985 **ACM Computing Surveys (CSUR)**, Volume 17 Issue 2Full text available:  [pdf\(4.61 MB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#), [review](#)

Computer music is a relatively new field. While a large proportion of the public is aware of computer music in one form or another, there seems to be a need for a better understanding of its capabilities and limitations in terms of synthesis, performance, and recording hardware. This article addresses that need by surveying and discussing the architecture of existing computer music systems. System requirements vary according to what the system will be used for. Common uses for co ...

4 Graphics rendering architecture for a high performance desktop workstation

Chandlee B. Harrell, Farhad Fouladi

September 1993 **Proceedings of the 20th annual conference on Computer graphics and interactive techniques**

Full text available: [pdf\(346.15 KB\)](#) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

5 A performance analysis of PIM, stream processing, and tiled processing on memory-intensive signal processing kernels

Jinwoo Suh, Eun-Gyu Kim, Stephen P. Crago, Lakshmi Srinivasan, Matthew C. French

May 2003 **ACM SIGARCH Computer Architecture News , Proceedings of the 30th annual international symposium on Computer architecture**, Volume 31 Issue 2

Full text available: [pdf\(239.50 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#)

Trends in microprocessors of increasing die size and clock speed and decreasing feature sizes have fueled rapidly increasing performance. However, the limited improvements in DRAM latency and bandwidth and diminishing returns of increasing superscalar ILP and cache sizes have led to the proposal of new microprocessor architectures that implement processor-in- memory, stream processing, and tiled processing. Each architecture is typically evaluated separately and compared to a baseline architectu ...

6 System-level power optimization: techniques and tools

Luca Benini, Giovanni de Micheli

April 2000 **ACM Transactions on Design Automation of Electronic Systems (TODAES)**, Volume 5 Issue 2

Full text available: [pdf\(385.22 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

This tutorial surveys design methods for energy-efficient system-level design. We consider electronic sytems consisting of a hardware platform and software layers. We consider the three major constituents of hardware that consume energy, namely computation, communication, and storage units, and we review methods of reducing their energy consumption. We also study models for analyzing the energy cost of software, and methods for energy-efficient software design and compilation. This survery ...

7 Data and memory optimization techniques for embedded systems

P. R. Panda, F. Catthoor, N. D. Dutt, K. Danckaert, E. Brockmeyer, C. Kulkarni, A. Vandercappelle, P. G. Kjeldsberg

April 2001 **ACM Transactions on Design Automation of Electronic Systems (TODAES)**, Volume 6 Issue 2

Full text available: [pdf\(339.91 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

We present a survey of the state-of-the-art techniques used in performing data and memory-related optimizations in embedded systems. The optimizations are targeted directly or indirectly at the memory subsystem, and impact one or more out of three important cost metrics: area, performance, and power dissipation of the resulting implementation. We first examine architecture-independent optimizations in the form of code transfoformations. We next cover a broad spectrum of optimizati ...

Keywords: DRAM, SRAM, address generation, allocation, architecture exploration, code transformation, data cache, data optimization, high-level synthesis, memory architecture customization, memory power dissipation, register file, size estimation, survey

8 OMP: a RISC-based multiprocessor using orthogonal-access memories and multiple spanning buses

K. Hwang, M. Dubois, D. K. Panda, S. Rao, S. Shang, A. Uresin, W. Mao, H. Nair, M. Lytwyn, F. Hsieh, J. Liu, S. Mehrotra, C. M. Cheng

June 1990 **ACM SIGARCH Computer Architecture News , Proceedings of the 4th international conference on Supercomputing**, Volume 18 Issue 3

Full text available: [!\[\]\(dfbd6b3763a6d1d9afaa974f64e2e4b5_img.jpg\) pdf\(1.96 MB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

This paper presents the architectural design and RISC based implementation of a prototype supercomputer, namely the Orthogonal MultiProcessor (OMP). The OMP system is constructed with 16 Intel 1860 RISC microprocessors and 256 parallel memory modules, which are 2-D interleaved and orthogonally accessed using custom-designed spanning buses. The architectural design has been validated by a CSIM-based multiprocessor simulator. The design choices are based on worst-case delay a ...

9 Computational models: BLOB computing

Frédéric Gruau, Yves Lhuillier, Philippe Reitz, Olivier Temam

April 2004 **Proceedings of the first conference on computing frontiers on Computing frontiers**

Full text available: [!\[\]\(aa53ad6fea213b8b2226d3077e30533a_img.jpg\) pdf\(1.02 MB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Current processor and multiprocessor architectures are almost all based on the Von Neumann paradigm. Based on this paradigm, one can build a general-purpose computer using very few transistors, e.g., 2250 transistors in the first Intel 4004 microprocessor. In other terms, the notion that on-chip space is a scarce resource is at the root of this paradigm which trades on-chip space for program execution time. Today, technology considerably relaxed this space constraint. Still, few research works q ...

Keywords: bio-inspiration, cellular automata, scalable architectures

10 Inverse polarity techniques for high-speed/low-power multipliers

Pascal C. H. Meier, Rob A. Rutenbar, L. Richard Carley

August 1999 **Proceedings of the 1999 international symposium on Low power electronics and design**

Full text available: [!\[\]\(899d8b7697d64725bf017d3296cfcf1b_img.jpg\) pdf\(341.38 KB\)](#)

Additional Information: [full citation](#), [references](#), [index terms](#)

Keywords: inverse polarity, low power, multiplier

11 Performance comparison of ILP machines with cycle time evaluation

Tetsuya Hara, Hideki Ando, Chikako Nakanishi, Masao Nakaya

May 1996 **ACM SIGARCH Computer Architecture News , Proceedings of the 23rd annual international symposium on Computer architecture**, Volume 24 Issue 2

Full text available: [!\[\]\(c724c83fe216b2427610afdbd31f92cc_img.jpg\) pdf\(1.48 MB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Many studies have investigated performance improvement through exploiting instruction-level parallelism (ILP) with a particular architecture. Unfortunately, these studies indicate performance improvement using the number of cycles that are required to execute a program, but do not quantitatively estimate the penalty imposed on the cycle time from the architecture. Since the performance of a microprocessor must be measured by its execution time, a cycle time evaluation is required as well as a cy ...

12 IS '97: model curriculum and guidelines for undergraduate degree programs in information systems

Gordon B. Davis, John T. Gorgone, J. Daniel Couger, David L. Feinstein, Herbert E. Longenecker

December 1996 **ACM SIGMIS Database , Guidelines for undergraduate degree programs on Model curriculum and guidelines for undergraduate degree programs in information systems**, Volume 28 Issue 1

Full text available: [!\[\]\(4c3510be7e062b88b134d9fe870478aa_img.jpg\) pdf\(7.24 MB\)](#)

Additional Information: [full citation](#), [citations](#)

13 Parallel logic simulation of VLSI systems

Mary L. Bailey, Jack V. Briner, Roger D. Chamberlain

September 1994 **ACM Computing Surveys (CSUR)**, Volume 26 Issue 3Full text available:  pdf(3.74 MB)Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Fast, efficient logic simulators are an essential tool in modern VLSI system design. Logic simulation is used extensively for design verification prior to fabrication, and as VLSI systems grow in size, the execution time required by simulation is becoming more and more significant. Faster logic simulators will have an appreciable economic impact, speeding time to market while ensuring more thorough system design testing. One approach to this problem is to utilize parallel processing, taking ...

Keywords: circuit structure, parallel architecture, parallelism, partitioning, synchronization algorithm, timing granularity

14 From VHDL to efficient and first-time-right designs: a formal approach

Peter F. A. Middelhoek, Sreeranga P. Rajan

April 1996 **ACM Transactions on Design Automation of Electronic Systems (TODAES)**, Volume 1 Issue 2Full text available:  pdf(722.99 KB)Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

In this article we provide a practical transformational approach to the synthesis of correct synchronous digital hardware designs from high-level specifications. We do this while taking into account the complete life cycle of a design from early prototype to full custom implementation. Besides time-to-market, both flexibility with respect to target architecture and efficiency issues are addressed by the methodology. The utilization of user-selected behavior-preserving transformation steps e ...

Keywords: CDFG, SFG, VHDL, correctness by construction, design methodology, rapid system prototyping, transformational design

15 Modeling layout tools to derive forward estimates of area and delay at the RTL level

Donald S. Gelosh, Dorothy E. Steliff

July 2000 **ACM Transactions on Design Automation of Electronic Systems (TODAES)**, Volume 5 Issue 3Full text available:  pdf(278.32 KB)Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Forward estimates of area and delay facilitate effective decision-making when searching the solution space of digital designs. Current estimation techniques focus on modeling the layout result and fail to deliver timely or accurate estimates. This paper presents a novel approach to deriving these area and delay estimates at the RTL level by modeling the layout tool, rather than the layout result. This approach uses machine learning techniques to capture the relationships between general des ...

Keywords: VLSI CAD, estimation, estimation techniques, layout, machine learning

16 Reconfigurable computing: architectures and applications: A reconfigurable unit for a clustered programmable-reconfigurable processor

Richard B. Kujoth, Chi-Wei Wang, Derek B. Gottlieb, Jeffrey J. Cook, Nicholas P. Carter

February 2004 **Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays**Full text available:  pdf(1.37 MB)Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

In a clustered programmable-reconfigurable processor, multiple programmable processors

and blocks of reconfigurable logic communicate through a register-based communication mechanism, which reduces the impact of wire delay on clock cycle time. In this paper, we present a circuit-level design for the reconfigurable clusters used on the Amalgam programmable-reconfigurable processor. We outline our interleaved reconfigurable array design, which provides high bandwidth to and from the register file ...

Keywords: FPGA, reconfigurable processor, technology scaling

17 Cellular and Cryptographic Applications: Application of FPGA technology to accelerate the finite-difference time-domain (FDTD) method

Ryan N. Schneider, Laurence E. Turner, Michal M. Okoniewski

February 2002 **Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays**

Full text available: [pdf\(463.90 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#)

The continuing advances in the field of electrical engineering, in areas like cellular communications, fiber optics, mobile and multi-gigahertz electronics have necessitated a computer-assisted design approach to the complex electromagnetic interactions and problems that arise. Finite-Difference Time-Domain (FDTD) Analysis is a very powerful tool for the modeling of electromagnetic phenomena. The algorithm is computationally intensive and simulations can run for a few hours to several days. Incr ...

18 Using general-purpose programming languages for FPGA design

Brad L. Hutchings, Brent E. Nelson

June 2000 **Proceedings of the 37th conference on Design automation**

Full text available: [pdf\(287.38 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

General-purpose programming languages (GPL) are effective vehicles for FPGA design because they are easy to use, extensible, widely available, and can be used to describe both the hardware and software aspects of a design. The strengths of the GPL approach to circuit design have been demonstrated by JHDL, a Java-based circuit design environment used to develop several large FPGA-based applications at several institutions. Major strengths of the JHDL environment include a common run-time for ...

19 Measurement and evaluation of the MIPS architecture and processor

Thomas R. Gross, John L. Hennessy, Steven A. Przybylski, Christopher Rowen

August 1988 **ACM Transactions on Computer Systems (TOCS)**, Volume 6 Issue 3

Full text available: [pdf\(2.30 MB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#), [review](#)

MIPS is a 32-bit processor architecture that has been implemented as an nMOS VLSI chip. The instruction set architecture is RISC-based. Close coupling with compilers and efficient use of the instruction set by compiled programs were goals of the architecture. The MIPS architecture requires that the software implement some constraints in the design that are normally considered part of the hardware implementation. This paper presents experimental results on the effectiveness of this processor ...

20 An object-oriented cell library manager

Naresh K. Sehgal, C. Y. Roger Chen, John M. Acken

November 1994 **Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design**

Full text available: [pdf\(469.77 KB\)](#) Additional Information: [full citation](#), [references](#), [index terms](#)

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads:  [Adobe Acrobat](#)  [QuickTime](#)  [Windows Media Player](#)  [Real Player](#)

 [Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

US Patent & Trademark Office

Search: The ACM Digital Library The Guide

"drive strength", +memory, adder

THE ACM DIGITAL LIBRARY  [Feedback](#) [Report a problem](#) [Satisfaction survey](#)

Terms used drive strength memory adder

Found 3,417 of 153,034

Sort results by relevance Save results to a Binder
 Search Tips
 Display results expanded form Open results in a new window

[Try an Advanced Search](#)
[Try this search in The ACM Guide](#)

Results 1 - 20 of 200

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Best 200 shown

Relevance scale **1 Parallel logic simulation of VLSI systems** 

Mary L. Bailey, Jack V. Briner, Roger D. Chamberlain

September 1994 **ACM Computing Surveys (CSUR)**, Volume 26 Issue 3Full text available:  [pdf\(3.74 MB\)](#)Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Fast, efficient logic simulators are an essential tool in modern VLSI system design. Logic simulation is used extensively for design verification prior to fabrication, and as VLSI systems grow in size, the execution time required by simulation is becoming more and more significant. Faster logic simulators will have an appreciable economic impact, speeding time to market while ensuring more thorough system design testing. One approach to this problem is to utilize parallel processing, taking ...

Keywords: circuit structure, parallel architecture, parallelism, partitioning, synchronization algorithm, timing granularity

2 Inverse polarity techniques for high-speed/low-power multipliers 

Pascal C. H. Meier, Rob A. Rutenbar, L. Richard Carley

August 1999 **Proceedings of the 1999 international symposium on Low power electronics and design**Full text available:  [pdf\(341.38 KB\)](#) Additional Information: [full citation](#), [references](#), [index terms](#)

Keywords: inverse polarity, low power, multiplier

3 Equivalence verification: Automated equivalence checking of switch level circuits 

Simon Jolly, Atanas Parashkevov, Tim McDougall

June 2002 **Proceedings of the 39th conference on Design automation**Full text available:  [pdf\(220.14 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

A chip that is required to meet strict operating criteria in terms of speed, power, or area is commonly custom designed at the switch level. Traditional techniques for verifying these designs, based on simulation, are expensive in terms of resources and cannot completely guarantee correct operation. Formal verification methods, on the other hand, provide for a complete proof of correctness, and require less effort to setup. This paper presents Motorola's Switch Level Verification (SLV) tool, whi ...

Keywords: MOS circuits, VLSI design, custom design, equivalence checking, formal verification, switch level analysis

4 Symbolic functional and timing verification of transistor-level circuits

Clayton B. McDonald, Randal E. Bryant

November 1999 **Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design**

Full text available: [pdf\(101.06 KB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

We introduce a new method of verifying the timing of custom CMOS circuits. Due to the exponential number of patterns required, traditional simulation methods are unable to exhaustively verify a medium-sized modern logic block. Static analysis can handle much larger circuits but is not robust with respect to variations from standard circuit structures. Our approach applies symbolic simulation to analyze a circuit over all input combinations without these limitations. We present a prototype s ...

5 Reconfigurable computing: architectures and applications: A reconfigurable unit for a clustered programmable-reconfigurable processor

Richard B. Kujoth, Chi-Wei Wang, Derek B. Gottlieb, Jeffrey J. Cook, Nicholas P. Carter

February 2004 **Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays**

Full text available: [pdf\(1.37 MB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

In a clustered programmable-reconfigurable processor, multiple programmable processors and blocks of reconfigurable logic communicate through a register-based communication mechanism, which reduces the impact of wire delay on clock cycle time. In this paper, we present a circuit-level design for the reconfigurable clusters used on the Amalgam programmable-reconfigurable processor. We outline our interleaved reconfigurable array design, which provides high bandwidth to and from the register file ...

Keywords: FPGA, reconfigurable processor, technology scaling

6 An object-oriented cell library manager

Naresh K. Sehgal, C. Y. Roger Chen, John M. Acken

November 1994 **Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design**

Full text available: [pdf\(469.77 KB\)](#)

Additional Information: [full citation](#), [references](#), [index terms](#)

7 Session 8C: advances in layout and synthesis: Layout-driven area-constrained timing optimization by net buffering

Rajeev Murgai

November 2000 **Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design**

Full text available: [pdf\(252.73 KB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#)

With the advent of deep sub-micron technologies, interconnect loads and delays are becoming significant, and layout-driven synthesis has become the need of the day. However, given the tight constraints imposed by the layout (e.g., area availability, congestion), only those synthesis transforms can be made layout-driven that are local and layout-friendly. Examples of such transforms are net buffering, gate resizing, and gate replication. In this paper, we address the problem of minimizing the dela ...

8 Self-test methodology for at-speed test of crosstalk in chip interconnects

Xiaoliang Bai, Sujit Dey, Janusz Rajski

June 2000 **Proceedings of the 37th conference on Design automation**

Full text available: [pdf\(113.37 KB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

The effect of crosstalk errors is most significant in high-performance circuits, mandating at-speed testing for crosstalk defects. This paper describes a self-test methodology that we have developed to enable on-chip at-speed testing of crosstalk defects in System-on-Chip interconnects. The self-test methodology is based on the Maximal Aggressor Fault Model [13], that enables testing of the interconnect with a linear number of test patterns. To enable self-testing of the interconnects, we h ...

9 Low power and low voltage CMOS digital circuit techniques

Christer Svensson, Atila Alvandpour

August 1998 **Proceedings of the 1998 international symposium on Low power electronics and design**

Full text available:  [pdf\(491.28 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

One of many important factors affecting power consumption is the choice of circuit technique for logic, latches and flip-flops. We analyze the power consumption at circuit level and use the results to guide the choice of circuit technique. Several types of latches and flip-flops are compared regarding power consumption and speed. Comparing logic clearly indicates that simple static logic in general have the lowest power consumption. Another very important factor affecting power consumption ...

Keywords: CMOS, digital circuits, low power, low voltage

10 Library-less synthesis for static CMOS combinational logic circuits

S. Gavrilov, A. Glebov, S. Pullela, S. C. Moore, A. Dharchoudhury, R. Panda, G. Vijayan, D. T. Blaauw

November 1997 **Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design**

Full text available:   [pdf\(98.66 KB\)](#) [Publisher Site](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Traditional synthesis techniques optimize CMOS circuits in two phases: i) logic minimization and ii) library mapping phase. Typically, the structures and the sizes of the gates in the library are chosen to yield good synthesis results over many blocks or even for an entire chip. Consequently this approach precludes an optimal design of individual blocks which may need custom structures. The authors present a new transistor level technique that optimizes CMOS circuits both structurally and size-w ...

Keywords: CMOS logic circuits, circuit performance, design space, library-less synthesis, optimal design, resynthesized circuits, size-wise CMOS circuit optimization, static CMOS combinational logic circuits, structural CMOS circuit optimization, transistor level technique

11 Achieving 550 MHz in an ASIC methodology

D. G. Chinnery, B. Nikolic, K. Keutzer

June 2001 **Proceedings of the 38th conference on Design automation**

Full text available:  [pdf\(1.21 MB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Typically, good automated ASIC designs may be two to five times slower than handcrafted custom designs. At last year's DAC this was examined and causes of the speed gap between custom circuits and ASICs were identified. In particular, faster custom speeds are achieved by a combination of factors: good architecture with well-balanced pipelines; compact logic design; timing overhead minimization; careful floorplanning, partitioning and placement; dynamic logic; post-layout transistor and wire ...

Keywords: ASIC, clock, comparison, custom, frequency, speed, throughput

12 Telescopic units: increasing the average throughput of pipelined designs by adaptive

latency control

Luca Benini, Enrico Macii, Massimo Poncino

June 1997 **Proceedings of the 34th annual conference on Design automation - Volume 00**Full text available:  pdf(230.63 KB)Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#) Publisher Site

This paper presents a technique, alternative to performance-drivensynthesis, that allows to drastically increase the averagethroughput of combinational logic blocks by transforming fixed-latencyunits into variable-latency ones that run with a fasterclock cycle.The transformation is fully automatic and can beused in conjunction with traditional design techniques, such aspipelining, to improve the overall performance of speed-criticalsystems.Results, obtained on a large set of benchmark circuits,a ...

13 Memory, control and communications synthesis for scheduled algorithms

Douglas M. Grant, Peter B. Denyer

January 1991 **Proceedings of the 27th ACM/IEEE conference on Design automation**Full text available:  pdf(805.53 KB)Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

This paper explores a method of grouping individual memory requirements from a hardware-constrained schedule of an algorithm, such that control and communications may be optimised. A new representation of memory requirements is introduced to explain the method. The technique may also be used to allocate operations to hardware resources. This, and control and communication optimisation are illustrated with an example.

**14 Memory binding for performance optimization of control-flow intensive behaviors**

Kamal S. Khouri, Ganesh Lakshminarayana, Niraj K. Jha

November 1999 **Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design**Full text available:  pdf(164.71 KB)Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

This paper presents a memory binding algorithm for behaviors that are characterized by the presence of conditionals and deeply-nested loops that access memory extensively through arrays. Unlike previous works, this algorithm examines the effects of branch probabilities and allocation constraints. First, we demonstrate, through examples, the importance of incorporating branch probabilities and allocation constraint information when searching for a performance-efficient memory binding. We als ...

**15 A ultra fast Euclidean division algorithm for prime memory systems**

Benôit Dupont de Dinechin

August 1991 **Proceedings of the 1991 ACM/IEEE conference on Supercomputing**Full text available:  pdf(931.53 KB)Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)**16 Increasing the effective bandwidth of complex memory systems in multivector processors**

Anna M. del Corral, Jose M. Llaceria

November 1996 **Proceedings of the 1996 ACM/IEEE conference on Supercomputing (CDROM) - Volume 00**Full text available:  pdf(185.79 KB)Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

In multivector processors, the lost cycles due to conflicts between concurrent vector streams make the effective throughput be lower than the peak throughput. When the request rate of all the concurrent vector streams to every memory module is less than or equal to the service rate, conflicts appear because concurrent vector streams reference memory modules in different orders. In addition, in a memory system where several memory modules are mapped in every bus (complex memory system) bus c ...

Keywords: Multivector Processors, Effective Memory Bandwidth, Complex Memory System, Memory Module Inter-Conflicts, Section Inter-Conflicts

17 Low load latency through sum-addressed memory (SAM)

William L. Lynch, Gary Lauterbach, Joseph I. Chamdani

April 1998 **ACM SIGARCH Computer Architecture News , Proceedings of the 25th annual international symposium on Computer architecture**, Volume 26 Issue 3

Full text available: [!\[\]\(341b5bdc31177a6c7da7dc713da0d169_img.jpg\) pdf\(940.38 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)
[!\[\]\(163ea3e77c603fa82252f05bc72e20c2_img.jpg\) Publisher Site](#)

Load latency contributes significantly to execution time. Because most cache accesses hit, cache-hit latency becomes an important component of expected load latency. Most modern microprocessors have base+offset addressing loads; thus effective cache-hit latency includes an addition as well as the RAM access. This paper introduces a new technique used in the UltraSPARC III microprocessor, Sum-Addressed Memory (SAM), which performs true addition using the decoder of the RAM array, with very low lat ...

18 High-level library mapping for memories

Pradip K. Jha, Nikil D. Dutt

July 2000 **ACM Transactions on Design Automation of Electronic Systems (TODAES)**, Volume 5 Issue 3

Full text available: [!\[\]\(173968034f6ca6c36e25dcb8a274badd_img.jpg\) pdf\(209.38 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

We present high-level library mapping, a technique that synthesizes a source memory module from a library of target memory modules. In this paper, we define the problem of high-level library mapping for memories, identify and solve the three subproblems associated with this task, and finally combine these solutions into a suite of two memory mapping algorithms. Experimental results on a number of memory-intensive designs demonstrate that our memory mapping approach generates a wide variety ...

Keywords: high-level synthesis, memory libraries, technology-mapping

19 Computation algorithms for FPGA: Sparse Matrix-Vector multiplication on FPGAs

Ling Zhuo, Viktor K. Prasanna

February 2005 **Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays**

Full text available: [!\[\]\(45eb3fe9227bffd7b122069000f27d4d_img.jpg\) pdf\(219.56 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Floating-point Sparse Matrix-Vector Multiplication (SpMXV) is a key computational kernel in scientific and engineering applications. The poor data locality of sparse matrices significantly reduces the performance of SpMXV on general-purpose processors, which rely heavily on the cache hierarchy to achieve high performance. The abundant hardware resources on current FPGAs provide new opportunities to improve the performance of SpMXV. In this paper, we propose an FPGA-based design for SpMXV. Our de ...

Keywords: FPGA, floating-point, high performance, reconfigurable architecture, sparse matrix

20 A reconfigurable multi-function computing cache architecture

Hue-Sung Kim, Arun K. Soman, Akhilesh Tyagi

February 2000 **Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays**

Full text available: [!\[\]\(825ef57f9ac629b6776de1eb7bc7a4b7_img.jpg\) pdf\(992.08 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

A considerable portion of a chip is dedicated to a cache memory in a modern microprocessor

chip. However, some applications may not actively need all the cache storage, especially the computing bandwidth limited applications. Instead, such applications may be able to use some additional computing resources. If the unused portion of the cache could serve these computation needs, the on-chip resources would be utilized more efficiently. This presents an opportunity to explore the reconfigurat ...

Results 1 - 20 of 200

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads:  [Adobe Acrobat](#)  [QuickTime](#)  [Windows Media Player](#)  [Real Player](#)



Welcome United States Patent and Trademark Office

Home | Login | Logout | Access Information | Alerts | Sitemap | Help

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "(drive strength<in>metadata)"

Your search matched 10 of 1142142 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

 [e-mail](#) [printer friendly](#)
[» View Session History](#)[» New Search](#)

Modify Search

[» Key](#)

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

 Check to search only within this results setDisplay Format: Citation Citation & Abstract

Select Article Information

1. Influence of parameter distribution on simultaneous switching noise (SSN) for CMOS output drivers

Vaidyanath, A.; Prince, J.L.;

Electrical Performance of Electronic packaging, 1994., IEEE 3rd Topical Meeting on
2-4 Nov. 1994 Page(s):33 - 38[AbstractPlus](#) | Full Text: [PDF\(268 KB\)](#) IEEE CNF

2. Output buffer Impedance control and noise reduction using a speed-locked loop

Bazes, M.;

Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International
15-19 Feb. 2004 Page(s):486 - 541 Vol.1[AbstractPlus](#) | Full Text: [PDF\(395 KB\)](#) | [Multimedia](#) IEEE CNF

3. Optimal P/N width ratio selection for standard cell libraries

Kung, D.S.; Puri, R.;

Computer-Aided Design, 1999. Digest of Technical Papers. 1999 IEEE/ACM International Conference on
7-11 Nov. 1999 Page(s):178 - 184[AbstractPlus](#) | Full Text: [PDF\(628 KB\)](#) IEEE CNF

4. Substrate coupling fault testing in system-on-a-chip digital circuits

Chan, H.H.Y.; Zilic, Z.;

Circuits and Systems, 2002. MWSCAS-2002. The 2002 45th Midwest Symposium on
Volume 1, 4-7 Aug. 2002 Page(s):I - 160-3 vol.1[AbstractPlus](#) | Full Text: [PDF\(373 KB\)](#) IEEE CNF

5. A 90 nm FPGA I/O buffer design with 1.6 Gbps data rate for source-synchronous system and 300 MHz clock rate for external memory interface

Tybach, J.; Wang, B.; Chiakang Sung; Huang, J.; Nguyen, K.; Xiaobao Wang; Yan Chong; Pan, P.; Kim, H.; Rangan, G.; Tzung Chin Chang; Tan, J.;

Custom Integrated Circuits Conference, 2004. Proceedings of the IEEE 2004
3-6 Oct. 2004 Page(s):431 - 434[AbstractPlus](#) | Full Text: [PDF\(595 KB\)](#) IEEE CNF

6. Crosstalk reduction for VLSI

Vittal, A.; Marek-Sadowska, M.;

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 16, Issue 3, March 1997 Page(s):290 - 298[AbstractPlus](#) | References | Full Text: [PDF\(180 KB\)](#) IEEE JNL

7. Skew-free clock distribution for standard-cell VLSI designs

Blair, G.M.;

Circuits, Devices and Systems, IEE Proceedings G

Volume 139, Issue 2, April 1992 Page(s):265 - 267


[AbstractPlus](#) | Full Text: [PDF\(260 KB\)](#) IEE JNL

- 8. Application considerations of adjustable frequency extruder drives
Renner, T.C.;
Textile, Fiber and Film Industry Technical Conference, 1990., IEEE 1990 Annual
2-3 May 1990 Page(s):4/1 - 4/5
[AbstractPlus](#) | Full Text: [PDF\(436 KB\)](#) IEEE CNF
- 9. Discrete drive selection for continuous sizing
Haddad, R.; van Ginneken, L.P.P.P.; Shenoy, N.;
Computer Design: VLSI in Computers and Processors, 1997. ICCD '97. Proceedings., 1997 IEEE International Conference on
12-15 Oct. 1997 Page(s):110 - 115
[AbstractPlus](#) | Full Text: [PDF\(572 KB\)](#) IEEE CNF
- 10. Determination of descending drive from single motor unit recordings: a model based approach
Myers, L.J.; Brown, P.; O'Malley, M.;
Engineering in Medicine and Biology Society, 2003. Proceedings of the 25th Annual International Conference of the IEEE
Volume 2, 17-21 Sept. 2003 Page(s):1762 - 1765 Vol.2
[AbstractPlus](#) | Full Text: [PDF\(351 KB\)](#) IEEE CNF



[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE](#)

© Copyright 2005 IEEE – All Rights Reserved

**Web**Results 1 - 10 of about 14,700 for "drive strength". (0.26 sec on)**[PPT] Drive Strength**File Format: Microsoft Powerpoint 97 - [View as HTML](#)

Drive Strength. CD4000B Drive. High. Low. Data from RCA Solid State Databook, CMOS Integrated Circuits, SSD-250C. 54HCxx Drive ...

klabs.org/richcontent/Tutorial/ MiniCourses/actel_antifuse/d_drive_strength.ppt - [Similar pages](#)**Drive Strength of Actel FPGAs**

... Drive Strength of Actel FPGAs. Many modern CMOS digital microcircuits have very strong drivers; the device characteristics have changed over the years. ...

klabs.org/richcontent/fpga_content/ DesignNotes/signal_quality/actel_drive_strength/ - 10k - [Cached](#) - [Similar pages](#)**AGP Drive Strength P-Ctrl Latest Update : Thursday, August 21 ...**... feature will only be activated if you set the AGP Drive Strength BIOS feature to Manual. It determines the P transistor **drive strength** of the AGP bus. ...www.rojakpot.com/showFreeBOG.aspx?Lang=0&bogno=36 - 18k - [Cached](#) - [Similar pages](#)**CPU Drive Strength Latest Update : Wednesday, August 20, 2003 ...**... This BIOS feature allows you to manually set the **drive strength** of the CPU bus. The higher the value, the stronger the **drive strength**. ...www.rojakpot.com/showFreeBOG.aspx?Lang=0&bogno=14 - 18k - [Cached](#) - [Similar pages](#)**[PDF] SEMICONDUCTOR**File Format: PDF/Adobe Acrobat - [View as HTML](#)... CLKOUT is enabled after reset and the default value of **drive strength** is ...Unless full **drive strength** is required for timing considerations, ...www.freescale.com/files/microcontrollers/doc/app_note/AN2127.pdf - [Similar pages](#)**[PDF] List of the Standard Cell (2003/11/01)**File Format: PDF/Adobe Acrobat - [View as HTML](#)... One-bit ripple-carry adder, **drive strength** 1. bufzp_2. noninverting tristate buffer, low-enabled, **drive strength** 2. invzp_[1,2,4] ...www.ee.vt.edu/~ha/cell_library/list_cells.pdf - [Similar pages](#)**Chipset Features Setup**... or overclocking purposes, you can set the AGP 4X **Drive Strength** to manual so that you can select the AGP **Drive Strength** values (see below) you want. ...www.adriansrojakpot.com/Speed_Demonz/ BIOS_Guide/BIOS_Guide_02h.htm - 26k - [Cached](#) - [Similar pages](#)**The Definitive BIOS Optimization Guide**... CPU **Drive Strength**. Common Options : 0, 1, 2, 3 ... just fine at the default **drive strength**, it's recommended that you leave it at the default value. ...www.adriansrojakpot.com/Speed_Demonz/ New_BIOS_Guide/CPU_Drive_Strength.htm - 19k - [Cached](#) - [Similar pages](#)[[More results from www.adriansrojakpot.com](#)]**Forums on the BleedinEdge - Drive strength on DFI NF4...ram ...**

A discussion community for computer overclockers, modders, tweakers, enthusiasts and power users.

www.bleedingedge.com/forum/showthread.php?t=8886 - 32k - [Cached](#) - [Similar pages](#)**4-Androstenediol - Increase Sexual Drive, Strength & Endurance ...**

International Supplements provides 4-Androstenediol which is the #1 muscle building


supplement in the world.

www.internationalsupplements.com/Products/4_diol.html - 27k - [Cached](#) - [Similar pages](#)

Gooooooooogle ►

Result Page: 1 2 3 4 5 6 7 8 9 10 [Next](#)

Free! Get the Google Toolbar. [Download Now](#) - [About Toolbar](#)




"drive strength"

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2005 Google



The "AND" operator is unnecessary – we include all search terms by default. [\[details\]](#)

Web

Results 1 - 10 of about 360 for "drive strength" and adder and memory. (0.45 secon

[\[PDF\] Microsoft PowerPoint - Lecture Three](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... **Drive strength**. • Ratio the size of NMOS and PMOS in an inverter, ...

Symbols for a datapath **adder**. Types of adders. •RCA: ripple carry **adder** ...

www.cs.ucr.edu/cs168/cs168-03win/Lecture3.pdf - [Similar pages](#)

lab2

... The **Adder** should be asynchronous and should not contain any **memory** elements.

... the digit after the x indicates the **drive strength** of the gate. eg. ...

www.ece.utexas.edu/~kikim/vlsi/lab2/vsilab2A.htm - 45k - [Cached](#) - [Similar pages](#)

[Laboratory Assignment 2 A Laboratory Assignment 2 A 16-bit Adder](#) ...

... Your goal is to design a quick and functionally correct 16-bit **Adder**. ...

The last digit of the inverter cells determine the **drive strength** of the cell, ...

www.ece.utexas.edu/~quinnell/Lab2_HTML/Lab2A_Descriptor.html - 21k - [Cached](#) - [Similar pages](#)

[[More results from www.ece.utexas.edu](#)]

[\[PDF\] A Full-Custom 8-bit ALU in TSMC 0](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... OR-plane was fed into a static CMOS AND gate for better **drive strength** and

... The **adder** provided the most amount of flexibility in our design. ...

warped.org/max/edu/ee4321-final_report.pdf - [Similar pages](#)

[\[PDF\] Architectural Differences between Stratix II and Stratix Devices](#)

File Format: PDF/Adobe Acrobat

... Both the **adder** and output blocks in a DSP block of Stratix II and Stratix ...

Programmable output **drive strength** for voltage-referenced I/O standards ...

www.altera.com/literature/wp/wpstxiardf.pdf - [Similar pages](#)

[\[PDF\] HardCopy Series Handbook, HardCopy II Data Sheet, Description](#) ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... can construct all combinations of combinational logic, **adder**, and register

... Programmable **Drive Strength** Support for **Memory** Interface ...

www.altera.com/literature/hb/hrd/hc_h51016.pdf - [Similar pages](#)

[[More results from www.altera.com](#)]

[Verilog HDL On-line Quick Reference body](#)

... **adder**, legal identifier.name. XOR, uppercase identifier is unique from xor keyword ... net with **drive strength** and a continuous assignment ...

www.sutherland-hdl.com/on-line_ref_guide/vlog_ref_body.html - 101k - Apr 5, 2005 - [Cached](#) - [Similar pages](#)

[\[PPT\] Taiwan Semiconductor Manufacturing Company, Ltd.](#)

File Format: Microsoft Powerpoint 97 - [View as HTML](#)

... I/O and **memory** libraries in the leading process technologies, complementing internal offerings ... **ADDER**: half/full **adder**. MUX: w & w/o inverted output ...

www.cadence.com/partners/ip_program/tsmcdocs/PUBLIC-TSMCLibrary-V2.4_Nov03.ppt - [Similar pages](#)

[Details and datasheet on part: XC4013XLA-08I](#)

... Each output can be configured to have 24 mA **drive strength** as opposed to ...

Register - Register Benchmarks **Adder** 2 Cascaded Adders 4 Cascaded Adders ...


www.digchip.com/datasheets/parts/datasheet/534/XC4013XLA-08I.php - 19k - [Cached](#) - [Similar pages](#)

[\[PDF\] Cell-based ASIC ATC18 Summary](#)

File Format: PDF/Adobe Acrobat

... **Memory** Cells Compiled to the Precise Requirements of the Design ... **Half Adder**.INVT. Inverting 3-State Buffer. AS. **Adder/Subtractor** ...www.atmel.com/dyn/resources/prod_documents/1389S.pdf - [Similar pages](#)

Gooooooooogle ►

Result Page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [Next](#)Free! Get the Google Toolbar. [Download Now](#) - [About Toolbar](#) [Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2005 Google